Technical Information Manual

Revision n. 6
31 January 2006

MOD. V2718 – VX2718 – VN2738
VME – PCI
OPTICAL LINK BRIDGE
MANUAL REV. 6

NPO:
00106/03:V2718.MUTx/06
CAEN will repair or replace any product within the guarantee period if the Guarantor declares that the product is defective due to workmanship or materials and has not been caused by mishandling, negligence on behalf of the User, accident or any abnormal conditions or operations.

CAEN declines all responsibility for damages or injuries caused by an improper use of the Modules due to negligence on behalf of the User. It is strongly recommended to read thoroughly the CAEN User’s Manual before any kind of operation.

CAEN reserves the right to change partially or entirely the contents of this Manual at any time and without giving any notice.

Disposal of the Product
The product must never be dumped in the Municipal Waste. Please check your local regulations for disposal of electronics products.
TABLE OF CONTENTS

1. GENERAL DESCRIPTION ...........................................................................................................................7
   1.1. OVERVIEW .......................................................................................................................................7
   1.2. BLOCK DIAGRAM .............................................................................................................................8
   1.3. CONET LAYOUT .............................................................................................................................9

2. VME INTERFACE .....................................................................................................................................10
   2.1. VME BUS REQUESTER ...................................................................................................................10
       2.1.1. Fair and Demand Request modes ..........................................................................................10
       2.1.2. VME bus Release ..................................................................................................................11
   2.2. ADDRESSING CAPABILITIES ....................................................................................................11
   2.3. DATA TRANSFER CAPABILITIES ...............................................................................................11
   2.4. INTERRUPT CAPABILITIES .........................................................................................................12
   2.5. CYCLE TERMINATIONS .................................................................................................................12
   2.6. SLAVE ...........................................................................................................................................13
   2.7. LOCATION MONITOR ....................................................................................................................14
   2.8. VME BUS FIRST SLOT DETECTOR ............................................................................................14
   2.9. SYSTEM CONTROLLER FUNCTIONS ........................................................................................14
       2.9.1. System Clock Driver .............................................................................................................15
       2.9.2. Arbitration Module ................................................................................................................15
           2.9.2.1. Fixed Priority Arbitration Mode (PRI) ........................................................................15
           2.9.2.2. Round Robin Arbitration Mode (RRS) .........................................................................15
   2.10. BUS TIMER ...............................................................................................................................15
   2.11. IACK DAISY CHAIN DRIVER ....................................................................................................15
   2.12. VME64X CYCLES NOT YET IMPLEMENTED .............................................................................16

2.13. INTERNAL REGISTERS ................................................................................................................16
   2.13.1. Status register ..........................................................................................................................17
   2.13.2. Control register .......................................................................................................................18
   2.13.3. Firmware Revision register ....................................................................................................18
   2.13.4. Firmware Download register ..................................................................................................19
   2.13.5. Flash Enable register ..............................................................................................................19
   2.13.6. IRQ Status register ................................................................................................................19
   2.13.7. IRQ Mask register ..................................................................................................................19
   2.13.8. Input register ...........................................................................................................................20
   2.13.9. Output set register ..................................................................................................................20
   2.13.10. Output clear register ............................................................................................................21
   2.13.11. Input Multiplexer Set register .............................................................................................21
   2.13.12. Input Multiplexer Clear register ..........................................................................................22
   2.13.13. Output Multiplexer Set register ..........................................................................................22
   2.13.15. LED Polarity set register .......................................................................................................24
   2.13.16. LED polarity clear register ..................................................................................................24
   2.13.17. Pulser A 0 register .................................................................................................................24
   2.13.18. Pulser A 1 register ................................................................................................................25
   2.13.19. Pulser B 0 register ................................................................................................................25
   2.13.20. Pulser B 1 register ................................................................................................................25
   2.13.21. Scaler 0 register ....................................................................................................................26
   2.13.22. Scaler 1 register ....................................................................................................................26
   2.13.23. Display Address Low register .............................................................................................26
   2.13.24. Display Address High register ............................................................................................26
   2.13.25. Display Data Low register ....................................................................................................27
3. TECHNICAL SPECIFICATIONS

3.1. PACKAGING

3.2. POWER REQUIREMENTS

3.3. FRONT PANEL

3.4. V2718 AND A2818 EXTERNAL COMPONENTS

3.4.1. V2718 connectors...

3.4.2. V2718 buttons...

3.4.3. A2818 connectors...

3.5. V2718 INTERNAL HARDWARE COMPONENTS

3.5.1. Switches...

3.5.2. Internal jumpers...

3.6. PROGRAMMABLE INPUT/OUTPUT

3.6.1. Timer & Pulse Generator...

3.6.2. scaler...

3.6.3. Coincidence...

3.6.4. Input/Output Register...

3.7. I/O INTERNAL CONNECTIONS...

3.8. VME DATAWAY DISPLAY

3.9. FIRMWARE UPGRADE...

3.10. V2718 TECHNICAL SPECIFICATIONS TABLE

4. SOFTWARE OVERVIEW

4.1. SOFTWARE USER INTERFACE

4.1.1. Software User Interface: Installation...

4.1.2. Hardware Installation...

4.1.3. CAENVME Demo: The Main Menu...

4.1.4. Software User Interface: I/O Setting Menu – VME Settings...

4.1.5. Software User Interface: I/O Setting Menu – Pulser...

4.1.6. Software User Interface: I/O Setting Menu – Scaler...

4.1.7. Software User Interface: I/O Setting Menu – Location Monitor...

4.1.8. Software User Interface: I/O Setting Menu – Input...

4.1.9. Software User Interface: I/O Setting Menu – Output...

4.1.10. Software User Interface: I/O Setting Menu – Display...

4.1.11. Software User Interface: I/O Setting Menu – About...

4.2. CAENVMELIB INTRODUCTION

4.3. CAENVMELIB 1.X DESCRIPTION

4.3.1. CAENVME_SWRelease...

4.3.2. CAENVME_Init...

4.3.3. CAENVME_BoardFWRelease...

4.3.4. CAENVME_End...

4.3.5. CAENVME_ReadCycle...

4.3.6. CAENVME_MultiRead...

4.3.7. CAENVME_RMWCycle...

4.3.8. CAENVME_WriteCycle...

4.3.9. CAENVME_MultiWrite...

4.3.10. CAENVME_BLTReadCycle...

4.3.11. CAENVME_MBLTReadCycle...

4.3.12. CAENVME_BLTWriteCycle...
| FIG. 1.1: MOD. V2718 BLOCK DIAGRAM ................................................................. | 8 |
| FIG. 1.2: CONET CABLES LAYOUT ................................................................. | 9 |
| FIG. 1.2: INTERNAL ARBITRATION FOR VME BUS REQUESTS ......................... | 10 |
| FIG. 2.2: V2718 SLAVE OPERATION ............................................................... | 13 |
| FIG. 2.3: THE LOCATION MONITOR ............................................................... | 14 |
| FIG. 2.4: STATUS REGISTER ................................................................. | 17 |
| FIG. 2.5: CONTROL REGISTER ................................................................. | 18 |
| FIG. 2.6: SOFTWARE REV. REGISTER ............................................................. | 18 |
| FIG. 2.7: IRQ BUS REQUEST ................................................................. | 19 |
| FIG. 2.8: IRQ MASK REGISTER ................................................................. | 19 |
| FIG. 2.9: INPUT REGISTER ................................................................. | 20 |
| FIG. 2.10: OUTPUT SET REGISTER .............................................................. | 20 |
| FIG. 2.11: OUTPUT SET REGISTER .............................................................. | 21 |
LIST OF TABLES

TABLE 1.1: CONET CABLES SPECIFICATIONS ................................................................. 9
TABLE 2.1: ADDRESS MAP FOR THE MODEL V2718 ................................................... 13
TABLE 2.2: REGISTERS MAP ........................................................................................ 16
TABLE 3.1: FPGA AVAILABLE FUNCTIONS ............................................................... 35
TABLE 3.2: MOD. V2718 TECHNICAL SPECIFICATIONS ............................................ 39
TABLE 4.1: SOURCE SELECTION .................................................................................... 53
1. General description

1.1. Overview

The Mod. V2718 is a 1-unit wide 6U VME master module, which can be interfaced to the CONET (Chainable Optical NETwork) and controlled by a standard PC equipped with the PCI card CAEN Mod. A2818. The A2818 is a 32-bit 33 MHz PCI card; the communication path uses optical fiber cables as physical transmission line. Up to 8 V2718 VME masters can be controlled by one A2818 CONET controller.

The module is capable of performing all the cycles foreseen by the VME64X specifications.

Important note: the Mod. VX2718 is the VME64X mechanics version of the module and requires a VME64X type crate; the Mod. VN2738 is the VNX9 (9 Unit) mechanics version of the module and requires a VNX9 type crate. In the present manual the “generic” term “V2718” refers to all versions, except as otherwise specified.

The module can work in a “multimaster” system with the possibility of operating as a system controller, in this case (which is the default option as the board is inserted in the slot 1), it works as Bus Arbiter, Sysclock Driver, IACK Daiy Chain Driver, etc.

The module features a LED display which allows to monitor the VME bus activity in detail. The front panel features 5 TTL/NIM programmable outputs on LEMO 00 connectors (default assignment is: DS, AS, DTACK, BERR signals and the output of a programmable Location Monitor) and two programmable TTL/NIM inputs (on LEMO 00 connectors).

Operation as a Slave module is available for reading the Dataway display and the Internal Test RAM.

The sustained data transfer rate is up to 70 MByte/s. Thanks to the 128KB memory buffer, the activity on the VME bus is not slowed down by the transfer rate on the CONET when several V2718’s share the same network.

The Module is provided with drivers which support the use with the most common PC platforms (Windows 98/2000/XP, Linux); useful example programs are provided as well. Future firmware upgrade is possible via PCI.

---

1 2eVME cycles and 3U boards cycles are not implemented yet.
1.2. Block diagram

The FPGA (Field Programmable Gate Array) is the module’s core; it implements the CONET communication protocol, the LED display and I/O connectors management on the front side and the VME Master on the backside.

A 128 kbyte buffer allows to provide a temporary data storage during VME cycles: the VME data rate is thus decoupled from the PCI rate and may take place at full speed.
1.3. CONET Layout

Up to 8 V2718 VME masters can be controlled by one A2818 CONET controller. For this purpose, various types of cables are available:

<table>
<thead>
<tr>
<th>Cable:</th>
<th>Length:</th>
<th>Connector:</th>
</tr>
</thead>
<tbody>
<tr>
<td>X-20</td>
<td>20 m</td>
<td>1 LC Duplex + 2 LC Simplex</td>
</tr>
<tr>
<td>X-5</td>
<td>5 m</td>
<td>1 LC Duplex + 2 LC Simplex</td>
</tr>
<tr>
<td>I-20</td>
<td>20 m</td>
<td>2 LC Simplex</td>
</tr>
<tr>
<td>I-5</td>
<td>5 m</td>
<td>2 LC Simplex</td>
</tr>
</tbody>
</table>

If the network is composed by one A2818 and only one V2718 then it is suggested to use X-type cables: such cables have a duplex connector on the A2818 side and two simplex connectors on the crate side; the simplex connector with the black wrap is for the RX line and the one with the red wrap is for the TX; if more than one V2718 is present, the best solution is to use the X-type cable for connecting the A2818 with the first and the last module and the I-type for connecting intermediate modules, as shown in Fig. 3.5.

![Fig. 1.2: CONET cables layout](image-url)
2. VME Interface

The V2718 provides all of the addressing and data transfer modes documented in the VME64 specification (except A64 and those intended to improve 3U applications, i.e. A40 and MD32). The V2718 is also compatible with all VME bus modules compliant to pre-VME64 specifications. As VME bus master, the V2718 supports Read-Modify-Write (RMW), and Address-Only-with-Handshake (ADOH) but does not accept RETRY* as a termination from the VME bus slave. The ADOH cycle is used to implement the VME bus Lock command allowing the PC Host to lock VME bus resources.

2.1. VME bus Requester

The V2718 produces requests on all VME bus request levels: BR3*, BR2*, BR1*, and BR0*. The default setting is for level 3 VME bus request. The request level is a global programming option set through the Bus Request field in the Control register (see § 2.13.2).
The programmed request level is used by the VME bus Master Interface regardless of the channel currently accessing the VME bus Master Interface. The Requester may be programmed for either Fair or Demand mode. The request mode is a global programming option set through the Requester Type bit in the Control register. In *Fair mode*, the V2718 does not request the VME bus until there are no other VME bus requests pending at its programmed level. This mode ensures that every requester on an equal level has access to the bus.

In *Demand mode*, the requester asserts its bus request regardless of the state of the BRn* line. By requesting the bus frequently, requesters far down the daisy chain may be prevented from ever obtaining bus ownership. This is referred to as “starving” those requesters. Note that in order to achieve fairness, all bus requesters in a VME bus system must be set to Fair mode.

### 2.1.2. VME bus Release

The Requester can be configured as either RWD (release when done) or ROR (release on request) using the Release Type bit in the Control register. The default setting is for RWD: the bus is released as soon as the VME access is terminated; in case of BLT/MBLT cycles, the access is terminated either when the N required bytes are transferred (although the cycle is divided into several blocks according to the VME boundaries) or when BERR* is asserted. ROR means the master releases BBSY* only if a bus request is pending from another VMEbus master and once the channel that is the current owner of the VME bus Master Interface is done. Ownership of the bus may be assumed by another channel without re-arbitration on the bus if there are no pending requests on any level on the VME bus.

### 2.2. Addressing capabilities

V2718 generates A16, A24, A32, CR/CSR and LCK address phases on the VME bus. Address Modifiers of any kind (supervisor/non-privileged and program/data) are also programmed through the PCI bus: the V2718 does not handle the AM: the PC Host passes them via PCI as VME cycle parameters. The AM broadcasting depends on the PC drivers.

The master generates ADdress-Only-with-Handshake (ADOH) cycles in support of lock commands for A16, A24, and A32 spaces.

**Supported addressing:**

- A16, A24, A32, CR/CSR for R/W, RMW, ADO and ADOH
- A16, A24, A32 for BLT
- A16, A24, A32 for MBLT
- ADO Address Only
- ADOH Address Only with Handshake

### 2.3. Data transfer capabilities

The V2718 supports the following cycles:

**Cycle Type**

- **R/W**: Single Read/Write
- **RMW**: Read Modify Write
- **BLT**: Block Transfer
- **MBLT**: Multiplexed Block Transfer
Data sizing
D08(EO), D16, D32 for R/W, RMW, BLT
D64 for MBLT

- BLT/MBLT cycles may be performed with either address increment or with fixed address (FIFO mode)
- BLT/MBLT cycles are split at hardware level when the boundary (BLT = Nx256 bytes; MBLT = Nx2 Kbytes) is met: AS is released and then re-asserted, the VME bus is not re-arbitered. The boundaries are neglected in FIFO operating mode.
- Non aligned accesses are not supported.

It is then possible to perform data cycles (single and BLT) with hardware byte swapping. The “Swapped” cycles are called: D16_swapped, D32_swapped and D64_swapped. Such cycles will return “swapped” data, in the following way:

D16_swapped: Byte0 ↔ Byte1, Byte1 ↔ Byte0
D32_swapped: Byte0 ↔ Byte3, Byte1 ↔ Byte2, Byte2 ↔ Byte1, Byte3 ↔ Byte0
D32_swapped: Byte0 ↔ Byte7, Byte1 ↔ Byte6, Byte2 ↔ Byte5, Byte3 ↔ Byte4, Byte4 ↔ Byte3, Byte5 ↔ Byte2, Byte6 ↔ Byte1, Byte7 ↔ Byte0

2.4. Interrupt capabilities

The VME Bus interrupts are transferred to the PCI BUS through the CONET. The interrupt latency (i.e. the interval between the interrupt appearance on the VME bus and the time the interrupt is activated on the PCI bus) is always shorter than 5 µs.

The V2718 supports the following IACK cycles:

IACK: D08, D16, D32

VME Bus Interrupts can be individually masked for each V2718 in the chain. In order to enable the generation of PCI bus interrupts following VME bus interrupts, the IRQEnable function (see § 4.3.49) must be used; then it is necessary to callIRQWait (see § 4.3.51) in order to wait for the interrupt. When theIRQWait function returns, the VME bus interrupts are disabled, so an IACK can be performed in order to obtain the vector and, for RORA interrupts, the access to the interrupter must be performed in order to stop the interrupt generation. If it is necessary to receive other VME bus interrupts, the IRQEnable must be called again.

2.5. Cycle terminations

The V2718 accepts BERR* or DTACK* as cycle terminations. BERR* is handled as cycle termination whether it is produced by the V2718 itself or by another board. The Status word broadcasted as the cycle is acknowledged, informs the PC HOST about the cycle termination type (BERR* or DTACK*).
2.6. Slave

When the V2718 operates as slave, it responds to VME cycles (which must be initiated by another master, i.e. a V2718 cannot address itself as a slave) for accessing the Dataway Display internal registers and a Test RAM (32 x 16). The V2718 is accessed both with A32 and A24 base address (see § 3.5.1); the module is provided with only two rotary switches for board addressing, so the addressing mode is selected via the dip switch 3 (A24 → PROG_3 = OFF; A32 → PROG_3 = ON), see § 3.5.1.

The Address map for V2718 is listed in Table 2.1. All register addresses are referred to the Base Address of the board, i.e. the addresses reported in the Tables are the offsets to be added to the board Base Address.

Table 2.1: Address Map for the Model V2718

<table>
<thead>
<tr>
<th>ADDRESS</th>
<th>REGISTER/CONTENT</th>
<th>ADDR_MODE</th>
<th>DATA_MODE</th>
<th>R/W</th>
</tr>
</thead>
<tbody>
<tr>
<td>Base + %0000-%00FC</td>
<td>Test RAM</td>
<td>A24/A32</td>
<td>D32, BLT32, MBLT</td>
<td>Read/Write</td>
</tr>
<tr>
<td>Base + %1000</td>
<td>Display Address</td>
<td>A24/A32</td>
<td>D32</td>
<td>Read only</td>
</tr>
<tr>
<td>Base + %1004</td>
<td>Display Data</td>
<td>A24/A32</td>
<td>D32</td>
<td>Read only</td>
</tr>
<tr>
<td>Base + %1008</td>
<td>Display Control</td>
<td>A24/A32</td>
<td>D32</td>
<td>Read only</td>
</tr>
</tbody>
</table>

Fig. 2.2: V2718 Slave operation
2.7. Location Monitor

The V2718 monitors the cycles on the bus, whether they are held by itself or by other masters, and produces a Trigger Out LMON signal as soon as a particular cycle is performed (see Fig. 2.3). The LMON out is available by default as front panel signal.

Fig. 2.3: The Location Monitor

2.8. VME bus First Slot Detector

The First Slot Detector module samples BG3IN* immediately after reset to determine whether the V2718 resides in slot 1. The VME bus specification requires that BG[3:0]* lines be driven high during reset. This means that if a board is preceded by another board in the VME bus system, it will always sample BG3IN* high after reset. BG3IN* can only be sampled low after reset by the first board in the crate (there is no preceding board to drive BG3IN* high). If BG3IN* is sampled at logic low immediately after reset (due to the master internal pull-down), then the V2718 is in slot 1 and becomes SYSTEM CONTROLLER: otherwise, the SYSTEM CONTROLLER module is disabled. This mechanism may be overridden via dip switch setting: the SYSTEM CONTROLLER bit is “forced” to one by setting to ON PROG_0, and is “forced” to zero by setting to ON PROG_1; note that such switches must always be in “opposite” positions (see § 3.5.1).

2.9. System Controller Functions

When located in Slot 1 of the VME crate, the V2718 assumes the role of SYSTEM CONTROLLER and sets the SYSTEM CONTROLLER status bit in the STATUS register.
In accordance with the VME64 specification, as SYSTEM CONTROLLER the V2718 provides:
- a system clock driver,
- an arbitration module,
- an IACK Daisy Chain Driver (DCD)
- a bus timer.

### 2.9.1. System Clock Driver

The V2718 provides a 16.66 MHz SYSCLK signal when configured as System Controller.

### 2.9.2. Arbitration Module

When the V2718 is SYSTEM CONTROLLER, the Arbitration Module is enabled. The Arbitration Module supports the following arbitration modes:
- Fixed Priority Arbitration Mode (PRI),
- Round Robin Arbitration Mode (RRS) (default setting).

These are set with the Arbiter bit in the STATUS register.

#### 2.9.2.1. Fixed Priority Arbitration Mode (PRI)

In this mode, the order of priority is BR[3], BR[2], BR[1], and BR[0] as defined by the VME64 specification. The Arbitration Module issues a Bus Grant (BGO [3:0]) to the highest requesting level.

If a Bus Request of higher priority than the current bus owner becomes asserted, the Arbitration Module asserts BCLR until the owner releases the bus (BBSY is negated).

#### 2.9.2.2. Round Robin Arbitration Mode (RRS)

This mode arbitrates all levels in a round robin mode, repeatedly scanning from levels 3 to 0.

Only one grant is issued per level and one owner is never forced from the bus in favor of another requester (BCLR is never asserted).

Since only one grant is issued per level on each round robin cycle, several scans will be required to service a queue of requests at one level.

### 2.10. Bus Timer

A programmable bus timer allows users to select a VMEbus time-out period. The time-out period is programmed through the Bus Timeout bit in the Control register ( = 0 → timeout = 50 µs; = 1 → timeout = 400µs). The VMEbus Timer module asserts BERR if a VMEbus transaction times out (indicated by one of the VMEbus data strobes remaining asserted beyond the time-out period).

### 2.11. IACK Daisy Chain Driver

The V2718 can operate as IACK Daisy Chain Driver: it drives low the IACKOUT line of the first slot, thus starting the chain propagation, as soon as it detects an Interrupt Acknowledge cycle by an Interrupt Handler, that could be the V2718 itself.
2.12. VME64X Cycles not yet implemented

Presently the module does not implement the following functions, foreseen by the VME64X:

Unaligned Transfer (UAT)
MD32 cycles
2eVME cycles
BLT08 cycles
A64 addressing
Cycles terminated with RETRY

2.13. Internal registers

Table 2.2: Registers map

<table>
<thead>
<tr>
<th>NAME</th>
<th>ADDRESS</th>
<th>Type</th>
<th>Nbit</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>STATUS</td>
<td>00</td>
<td>read</td>
<td>16</td>
<td>Status register</td>
</tr>
<tr>
<td>VME_CTRL</td>
<td>01</td>
<td>read/write</td>
<td>16</td>
<td>VME control register</td>
</tr>
<tr>
<td>FW_REV</td>
<td>02</td>
<td>read only</td>
<td>16</td>
<td>Firmware revision</td>
</tr>
<tr>
<td>FW_DWNLD</td>
<td>03</td>
<td>read/write</td>
<td>8</td>
<td>Firmware download</td>
</tr>
<tr>
<td>FL_ENA</td>
<td>04</td>
<td>read/write</td>
<td>1</td>
<td>Flash enable</td>
</tr>
<tr>
<td>IRQ_STAT</td>
<td>05</td>
<td>read only</td>
<td>7</td>
<td>IRQ status</td>
</tr>
<tr>
<td>IRQ_MASK</td>
<td>06</td>
<td>read/write</td>
<td>7</td>
<td>IRQ mask</td>
</tr>
<tr>
<td>IN_REG</td>
<td>08</td>
<td>read/write</td>
<td>7</td>
<td>Front panel input register</td>
</tr>
<tr>
<td>OUT_REG_S</td>
<td>0A</td>
<td>read/write</td>
<td>11</td>
<td>Front panel output register set</td>
</tr>
<tr>
<td>IN_MUX_S</td>
<td>0B</td>
<td>read/write</td>
<td>12</td>
<td>Input multiplexer set</td>
</tr>
<tr>
<td>OUT_MUX_S</td>
<td>0C</td>
<td>read/write</td>
<td>15</td>
<td>Output multiplexer set</td>
</tr>
<tr>
<td>LED_POL_S</td>
<td>10</td>
<td>read/write</td>
<td>7</td>
<td>LED polarity set</td>
</tr>
<tr>
<td>OUT_REG_C</td>
<td>10</td>
<td>write only</td>
<td>11</td>
<td>Front panel output register clear</td>
</tr>
<tr>
<td>IN_MUX_C</td>
<td>11</td>
<td>write only</td>
<td>12</td>
<td>Input multiplexer clear</td>
</tr>
<tr>
<td>OUT_MUX_C</td>
<td>12</td>
<td>write only</td>
<td>15</td>
<td>Output multiplexer clear</td>
</tr>
<tr>
<td>LED_POL_C</td>
<td>13</td>
<td>write only</td>
<td>7</td>
<td>LED polarity clear</td>
</tr>
<tr>
<td>PULSEA_0</td>
<td>16</td>
<td>read/write</td>
<td>16</td>
<td>Period and width of pulser A</td>
</tr>
<tr>
<td>PULSEA_1</td>
<td>17</td>
<td>read/write</td>
<td>10</td>
<td># pulses and range of pulser A</td>
</tr>
<tr>
<td>PULSEB_0</td>
<td>19</td>
<td>read/write</td>
<td>16</td>
<td>Period and width of pulser B</td>
</tr>
<tr>
<td>PULSEB_1</td>
<td>1A</td>
<td>read/write</td>
<td>10</td>
<td># pulses and range of pulser B</td>
</tr>
<tr>
<td>SCALER0</td>
<td>1C</td>
<td>read/write</td>
<td>11</td>
<td>End Count Limit and Autos of scaler</td>
</tr>
<tr>
<td>SCALER1</td>
<td>1D</td>
<td>read only</td>
<td>10</td>
<td>Counter value of scaler</td>
</tr>
<tr>
<td>DISP_ADL</td>
<td>20</td>
<td>read only</td>
<td>16</td>
<td>Display AD [15:0]</td>
</tr>
<tr>
<td>DISP_ADH</td>
<td>21</td>
<td>read only</td>
<td>16</td>
<td>Display AD [31:16]</td>
</tr>
<tr>
<td>DISP_DTL</td>
<td>22</td>
<td>read only</td>
<td>16</td>
<td>Display DT [15:0]</td>
</tr>
<tr>
<td>DISP_DTH</td>
<td>23</td>
<td>read only</td>
<td>16</td>
<td>Display DT [31:16]</td>
</tr>
<tr>
<td>DISP_PC1</td>
<td>24</td>
<td>read only</td>
<td>12</td>
<td>Display control left bar</td>
</tr>
<tr>
<td>DISP_PC2</td>
<td>25</td>
<td>read only</td>
<td>12</td>
<td>Display control right bar</td>
</tr>
<tr>
<td>LM_ADL</td>
<td>28</td>
<td>read/write</td>
<td>16</td>
<td>Local monitor AD [15:0]</td>
</tr>
<tr>
<td>LM_ADH</td>
<td>29</td>
<td>read/write</td>
<td>16</td>
<td>Local monitor AD [31:16]</td>
</tr>
<tr>
<td>LM C</td>
<td>2C</td>
<td>read/write</td>
<td>9</td>
<td>Local monitor controls</td>
</tr>
</tbody>
</table>
2.13.1. Status register

(Base Address + 0x00, D16, read/write)

This register contains information on the status of the module.

```
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
```

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>SYSTEM RESET: 0 = Inactive</td>
</tr>
<tr>
<td>14</td>
<td>1 = Active</td>
</tr>
<tr>
<td>13</td>
<td>SYSTEM CONTROL: 0 = Disabled</td>
</tr>
<tr>
<td>12</td>
<td>1 = Enabled</td>
</tr>
<tr>
<td>11</td>
<td>DTACK: 1 = Last cycle terminated with DTACK</td>
</tr>
<tr>
<td>10</td>
<td>0 = Any other case</td>
</tr>
<tr>
<td>9</td>
<td>BERR: 1 = Last cycle terminated with BERR</td>
</tr>
<tr>
<td>8</td>
<td>0 = Any other case</td>
</tr>
<tr>
<td>7</td>
<td>DIP SWITCH [4:0]: 0 = Switch set to OFF</td>
</tr>
<tr>
<td>6</td>
<td>1 = Switch set to ON</td>
</tr>
</tbody>
</table>

**Fig. 2.4: Status Register**
2.13.2. Control register
(Base Address + 0x01, D16, read/write)

This register allows performing some general settings of the module.

```
 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
```

- **ARBITER_TYPE**
- **REQUESTER_TYPE**
- **RELEASE_TYPE**
- **BUS_REQ_LEVEL**
- **INTERRUPT_REQ**
- **SYS_RES**
- **BUS_TIMEOUT**
- **ADDR_INCREMENT**

Fig. 2.5: Control Register

- **Arbiter Type:**
  - 0 = Fixed Priority
  - 1 = Round Robin
- **Requester Type:**
  - 0 = Fair
  - 1 = Demand
- **Release Type:**
  - 0 = Release when done
  - 1 = Release on request
- **Bus Timeout:**
  - 0 = 50 µs
  - 1 = 1400 µs
- **Address Increment:**
  - 0 = Enabled
  - 1 = Disabled (FIFO mode)

2.13.3. Firmware Revision register
(Base Address + 0x02, D16, read only)

This register contains the firmware revision number coded on 16 bit. For example the REV. X.Y would feature:

```
 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
```

```
 X
```

```
 Y
```

Fig. 2.6: Firmware Revision Register
2.13.4. **Firmware Download register**

(Base Address + 0x03, D16, read/write)

This register is reserved for internal use only.

2.13.5. **Flash Enable register**

(Base Address + 0x04, D16, read/write)

This register is reserved for internal use only.

2.13.6. **IRQ Status register**

(Base Address + 0x05, D16, read only)

This register allows to monitor the IRQ lines status (1 = Active, 0 = Inactive).

![Fig. 2.7: IRQ Status register](image)

2.13.7. **IRQ Mask register**

(Base Address + 0x06, D16, read/write)

This register allows to mask the IRQ lines (1 = Masked, 0 = Unmasked). If one line is masked, the interrupt on the VME bus is not transmitted to the PCI bus.

![Fig. 2.8: IRQ Mask register](image)
2.13.8. **Input register**

(Base Address + 0x08, D16, read/write)

This register carries the input register pattern.

![Input register diagram](image)

Fig. 2.9: Input register

2.13.9. **Output set register**

(Base Address + 0x0A, D16, read/write)

This register allows to set the output register pattern: 1 = set; 0 = leave previous setting

![Output set register diagram](image)

Fig. 2.10: Output set register
2.13.10. **Output clear register**

(Base Address + 0x10, D16, write only)

This register allows to clear the output register pattern (1 = Clear, 0 = leave previous setting).

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Fig. 2.11: Output set register

2.13.11. **Input Multiplexer Set register**

(Base Address + 0x0B, D16, read/write)

This register allows to set the IN_0 and IN_1 polarity as well as the source of Pulsers/Scaler Signals: 1 = set; 0 = leave previous setting

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Fig. 2.12: Input Multiplexer register

**INPUT POLARITY:**
0 = Direct
1 = Inverted

**PULSER START SOURCE:**
00 = SYSRES Button (short pressure) or Software
01 = IN_0
10 = IN_1
11 = IN_0 OR IN_1

**PULSER A RESET SOURCE:**
0 = Output register
1 = Input 0
PULSER B RESET SOURCE:  
0 = Output register  
1 = Input 1

SCALER GATE SOURCE:  
0 = Output register  
1 = Input 1

SCALER HIT SOURCE:  
0 = Output register  
1 = Input 0

SCALER RESET SOURCE:  
0 = Output register  
1 = Input 1

### 2.13.12. Input Multiplexer Clear register
(Base Address + 0x11, D16, write only)

This register allows to clear the Input Multiplexer settings (1 = Clear, 0 = leave previous setting).

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>IN0_POL</td>
<td>IN0_OR_IN1_POL</td>
<td>IN1_POL</td>
<td>IN1_POL</td>
<td>IN1_POL</td>
<td>IN1_POL</td>
<td>IN1_POL</td>
<td>IN1_POL</td>
<td>IN1_POL</td>
<td>IN1_POL</td>
<td>IN1_POL</td>
<td>IN1_POL</td>
<td>IN1_POL</td>
<td>IN1_POL</td>
<td>IN1_POL</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 2.13: Input Multiplexer register

### 2.13.13. Output Multiplexer Set register
(Base Address + 0x0C, D16, read/write)

This register allows to set the OUT[4..0] polarity as well as the source of such signals:  
1 = set; 0 = leave previous setting.

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>OUT0_SOURCE</td>
<td>OUT1_SOURCE</td>
<td>OUT2_SOURCE</td>
<td>OUT3_SOURCE</td>
<td>OUT4_SOURCE</td>
<td>OUT0_POL</td>
<td>OUT1_POL</td>
<td>OUT2_POL</td>
<td>OUT3_POL</td>
<td>OUT4_POL</td>
<td>OUT0_POL</td>
<td>OUT1_POL</td>
<td>OUT2_POL</td>
<td>OUT3_POL</td>
<td>OUT4_POL</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 2.14: Output Multiplexer Set register
OUTPUT_0 SOURCE:  
00 = Data Strobe  
01 = Input 0 AND Input 1  
10 = Pulser A Output  
11 = Output Register  

OUTPUT_1 SOURCE:  
00 = Address Strobe  
01 = Input 0 AND Input 1  
10 = Pulser A Output  
11 = Output Register  

OUTPUT_2 SOURCE:  
00 = Data Acknowledge  
01 = Input 0 AND Input 1  
10 = Pulser B Output  
11 = Output Register  

OUTPUT_3 SOURCE:  
00 = Bus Error  
01 = Input 0 AND Input 1  
10 = Pulser B Output  
11 = Output Register  

OUTPUT_4 SOURCE:  
00 = Location Monitor  
01 = Input 0 AND Input 1  
10 = Scaler End Count  
11 = Output Register  

OUTPUT POLARITY:  
0 = Direct  
1 = Inverted  

2.13.14. **Output Multiplexer Clear register**  
(Base Address + 0x12, D16, write only)  
This register allows to clear the Output Multiplexer settings (1 = Clear, 0 = leave previous setting)  

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>OUT0_SOURCE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT1_SOURCE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT2_SOURCE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT3_SOURCE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT4_SOURCE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT0_POL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT1_POL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT2_POL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT3_POL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OUT4_POL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Fig. 2.15: Output Multiplexer Set register**
2.13.15. LED Polarity set register

(Base Address + 0x0D, D16, read/write)

This register allows to set the LED polarity status (1 = set; 0 = leave previous setting).

Fig. 2.16: LED Polarity set register

2.13.16. LED polarity clear register

(Base Address + 0x13, D16, write only)

This register allows to clear the LED polarity set via the LED Polarity set register (1 = Clear, 0 = leave previous setting).

Fig. 2.17: LED polarity clear register

2.13.17. Pulser A 0 register

(Base Address + 0x16, D16, read/write)

This register allows to set the period and width of the relevant Pulser, measured in range steps (see § 2.13.18).

Fig. 2.18: Pulser A 0 register
2.13.18. **Pulser A 1 register**  
(Base Address + 0x17, D17, read/write)

This register allows to set the number of pulses and the range of the relevant Pulser.

![Fig. 2.19: Pulser A 1 register](image)

RANGE:  
00 → 25 ns  
01 → 1.6 µs  
10 → 400 µs  
11 → 104 ms

2.13.19. **Pulser B 0 register**  
(Base Address + 0x19, D16, read/write)

This register allows to set the period and width of the relevant Pulser, measured in range steps (see § 2.13.20).

![Fig. 2.20: Pulser B 0 register](image)

2.13.20. **Pulser B 1 register**  
(Base Address + 0x1A, D16, read/write)

This register allows to set the number of pulses and the range of the relevant Pulser.

![Fig. 2.21: Pulser B 1 register](image)

RANGE:  
00 → 25 ns  
01 → 1.6 µs  
10 → 400 µs  
11 → 104 ms
2.13.21. **Scaler 0 register**

(Base Address + 0x1C, D16, read/write)

This register allows to set the Scaler END_COUNT_LIMIT and to enable the AUTO_RESET option (1 = enabled).

![Scaler 0 register diagram](image)

Fig. 2.22: Scaler 0 register

2.13.22. **Scaler 1 register**

(Base Address + 0x1D, D16, read only)

This register allows to monitor the hits accumulated by the Scaler.

![Scaler 1 register diagram](image)

Fig. 2.23: Scaler 1 register

2.13.23. **Display Address Low register**

(Base Address + 0x20, D16, read only)

This register allows to monitor the LED Display Address bits[15..0].

![Display Address Low register diagram](image)

Fig. 2.24: Display Address Low register

2.13.24. **Display Address High register**

(Base Address + 0x21, D16, read only)

This register allows to monitor the LED Display Address bits[31..16].

![Display Address High register diagram](image)

Fig. 2.25: Display Address High register
2.13.25. **Display Data Low register**  
(Base Address + 0x22, D16, read only)  
This register allows to monitor the LED Display Data bits[15..0].

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

DISP_DATA[15:0]

Fig. 2.26: Display Address Low register

2.13.26. **Display Data High register**  
(Base Address + 0x23, D16, read only)  
This register allows to monitor the LED Display Data bits[31..16].

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

DISP_DATA[31:16]

Fig. 2.27: Display Data High register

2.13.27. **Display Control Left register**  
(Base Address + 0x24, D16, read only)  
This register allows to monitor the LED Display Control Left bar.

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

AM[5:0]  
DS0  
DS1  
AS  
ACK  
WR  
LWRD

Fig. 2.28: Display Control Left register
2.13.28. **Display Control Right register**

(Base Address + 0x25, D16, read only)

This register allows to monitor the LED Display Control Left bar.

![Display Control Right register diagram](image)

**Fig. 2.29: Display Control Left register**

2.13.29. **Location Monitor Address Low register**

(Base Address + 0x28, D16, read/write)

This register allows to set/monitor the Location monitor Address bits[15..0]; see § 2.7.

![Location Monitor Address Low register diagram](image)

**Fig. 2.30: Location Monitor Address Low register**

2.13.30. **Location Monitor Address High register**

(Base Address + 0x29, D16, read/write)

This register allows to set/monitor the Location monitor Address bits[31..16]; § 2.7.

![Location Monitor Address High register diagram](image)

**Fig. 2.31: Location Monitor Address Low register**
2.13.31. **Location Monitor Control register**

(Base Address + 0x2C, D16, read/write)

This register allows to set/monitor the Location monitor control parameters; see § 2.7

![Location Monitor control register](image)

**Fig. 2.32: Location Monitor control register**
3. Technical specifications

3.1. Packaging

The Model V2718 is a 1-unit wide 6U high VME module. The Mod. A2818 is a 32-bit 33 MHz PCI Bus card

3.2. Power requirements

<table>
<thead>
<tr>
<th>Board</th>
<th>V2718</th>
<th>A2818</th>
</tr>
</thead>
<tbody>
<tr>
<td>+5 V</td>
<td>1 A (running)</td>
<td>+3.3V/+5V (jumper selectable(^3))</td>
</tr>
<tr>
<td></td>
<td>0.8 A (idle)</td>
<td></td>
</tr>
<tr>
<td>-12 V</td>
<td>150 mA (all NIM outputs active)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>40 mA (TTL outputs or outputs not active)</td>
<td></td>
</tr>
<tr>
<td>+12 V</td>
<td>0 A (connected but not used)</td>
<td></td>
</tr>
</tbody>
</table>

\(^3\) The A2818 power supply must be selected according to the used PCI bus DC power supply (+3.3V/+5V); see § 3.5.2.
3.3. Front Panel

![Diagram of Mod. V2718 and A2818 front panels]

Fig. 3.1: Mod. V2718 and A2818 front panels
3.4. V2718 and A2818 External components

3.4.1. V2718 connectors

The location of the connectors is shown in Fig. 3.1. Their electromechanical specifications are listed here below.

**TX/RX**:
- **Mechanical specifications**: LC type connector

**PROGRAMMABLE In/Out**:
- **Mechanical specifications**: LEMO 00 connectors
- **Electrical specifications**: standard NIM/TTL signals (dip switch selectable), 50 Ω impedance

3.4.2. V2718 buttons

**SYSRES pushbutton**: Long touch (>2 s) for SYSRES generation

Short touch for Manual START of Pulsers (see § 3.6.1)

3.4.3. A2818 connectors

The location of the connectors is shown in Fig. 3.1. Their electromechanical specifications are listed here below.

**TX/RX**:
- **Mechanical specifications**: LC type connector

3.5. V2718 Internal hardware components

In the following some hardware setting components, located on the boards, are listed. See Fig. 3.5 for their exact location on the PCB and their settings.

3.5.1. Switches

**ROTARY SWITCHES**: Type: 2 rotary switches.
- **Function**: they allow to select the VME base address of the module, when it operates in slave mode. See Fig. 2.2 for their location.

**PROG_0**:
- **Type**: DIP switch.
- **Function**: Forces the System Controller to be enabled, regardless the 1st Slot detection
- **ON**: SYSTEM CONTROLLER enabled
- **OFF**: don't care

**PROG_1**:
- **Type**: DIP switch.
- **Function**: Forces the System Controller to be disabled, regardless the 1st Slot detection
- **ON**: SYSTEM CONTROLLER disabled
- **OFF**: don't care

---

4 Two Leds indicate the Link activity: green = connection active, yellow = data transfer
5 If PROG_0 is set to ON, then PROG_1 must be set to OFF and vice versa.
PROG_2:

*Type:* DIP switch.
*Function:* When this switch is ON, the master initiates the VME cycles without waiting the Bus Grant from the arbiter; this setting must be used only for test purposes, since conflicts may occur when more VME masters are present.

**ON:** Requester bypassed

**OFF:** don’t care

PROG_3:

*Type:* DIP switch.
*Function:* Selects between A24 and A32 mode for the SLAVE addressing (see Fig. 2.2)

**ON:** The board responds only to A32 cycles (bits [31..24] b.a., bits [23..16] don’t care)

**OFF:** The board responds only to A24 cycles (bits [31..24] b.a., bits [23..16] don’t care)

![Fig. 3.2: PROG_3 Switch setting](chart)

PROG_4:

*Type:* DIP switch.

**Function:** not used

I/O:

*Type:* DIP switch.

**Function:** it allows the selection between NIM and TTL I/O signals

**RIGHT:** TTL

**LEFT:** NIM

### 3.5.2. Internal jumpers

Three jumpers (one on the V2718, one on the A2719 piggy back board and one on the A2818 PCI board) allow to select whether the “Standard” or the “Back up” firmware must be loaded at power on; jumpers’ position is shown in Fig. 3.3. The A2818 is supplied by the PCI bus; one jumper on the A2818 allows to select the power supply (+3.3V or +5V); if you are using a +5V PCI bus, then jumper position must be 1-2; if you are using a +3.3V PCI bus, then jumper position must be 2-3; please refer to the used PCI bus specification in order to select the proper power supply.
3.6. Programmable Input/Output

The V2718 front panel houses 7 LEMO 00 type connectors, 5 outputs and 2 inputs; signals can be either NIM or TTL (dip-switch selectable). Seven green LEDs (one per
connector) light up as the relevant signal is active. All the signals can perform several functions, default setting of the output signals is:
DS (either DS0 or DS1)
AS
DTACK
BERR
LMON (output of Location Monitor)

All the signals, whose detailed description is reported in § 2, may be connected to other logic functions; the available functions are listed in the following table:

<table>
<thead>
<tr>
<th>Table 3.1: FPGA available functions</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Availability</strong></td>
</tr>
<tr>
<td>Timer &amp; Pulse Generator</td>
</tr>
<tr>
<td>Scaler</td>
</tr>
<tr>
<td>Coincidence</td>
</tr>
<tr>
<td>Input Register</td>
</tr>
<tr>
<td>Output Register</td>
</tr>
<tr>
<td>Location Monitor</td>
</tr>
</tbody>
</table>

### 3.6.1. Timer & Pulse Generator

It is an unit which produces a burst of N pulses (N can be infinite, i.e. the pulses are continuously generated), whose period T and duration W are programmable (see § 2.13.17, § 2.13.18, § 2.13.19 and § 2.13.20). The burst START can be sent either as input signal (on one LEMO input connector) or as manual/software command. A RESET can interrupt the sequence and set to zero the outputs. These modules can be used, for example, as:

- Clock Generator
- Burst Generator
- Monostable
- Gate and Delay Generator
- Set-Reset Flip-Flop

### 3.6.2. Scaler

It is a counter with the GATE input for enabling the counter and the counter RESET input. The counter has the programmable END_COUNT_LIMIT parameter; LIMIT can be set in the 0 ÷ 1023 range; if LIMIT = 0, the scaler counts continuously and produces an END_CNT_PULSE every 1024 hits (each time ZERO is met); the scaler can be halted via the RESET input. If END_COUNT_LIMIT = N (N ≠ 0), the scaler counts up to N hits, then produces END_CNT_PULSE; if AUTORES is enabled, the scaler, after N hits, returns to zero and can accept new hits to count, otherwise it halts.

### 3.6.3. Coincidence

It is a two input OR port. Since each input and output can be negated, it can operate also as AND. The Coincidence output can be connected either to other units input or to an output connector.
3.6.4. Input/Output Register

The output signals can be programmed via an Output Register, while the input signals can be monitored via an Input Register.

3.7. I/O internal connections

![Input/Output connections scheme](image-url)

**Fig. 3.4: Input/Output connections scheme**
3.8. VME Dataway Display

The V2718 is provided with a 88 LED Dataway Display; such LEDs report the VME Bus status (address, data and control lines) related to the latest cycle.

**ADDR[31:0]**, **AM[5:0]**, **IACK**, **WRITE** and **LWORD**: These LEDs are frozen on the AS leading edge and remain stable until the next cycle.

**DATA[31:0]**: These LEDs are frozen either on the DS leading edge during the write cycles, or on the DTACK (or BERR) leading edge during the read cycles. The datum remains stable until the next cycle. In case of BLT cycles, the last read datum remains visible.

**DS0** and **DS1**: These LEDs turn on as the signal is active during the cycle just executed; they remain stable until the next cycle.

**AS**: This LED flashes on the AS leading edge; it is used for signalling a cycle execution.
BGR: This LED flashes as any Bus Grant line (BG[3:0]) is active.

BRQ: This LED flashes as any Bus Request line (BR[3:0]) is active.

SRES: This LED flashes as the SYSRES is active.

DTK: This LED turns on if the cycle just executed was terminated with a DTACK asserted by a slave; it remains on until the next cycle.

BERR: This LED turns on if the cycle just executed was terminated with a BERR; it remains on until the next cycle.

The LEDs status can be monitored also via the relevant registers (0x20 through 0x25), when the module operates as slave; in this case the VME cycle executed for the LED display readout does not cause the display update: the display shows the status related to the previous cycle.

3.9. Firmware upgrade

The V2718, the A2719 piggy back board and the A2818 PCI board can store two firmware versions each, called STD and BKP respectively; at Power On, a microcontroller reads the Flash Memory and programs the modules with the firmware version selected via the relevant jumper (see § 3.5.2), which can be placed either on the STD position, or in the BKP position. It is possible to upgrade the board firmware via optical link, by writing the Flash; for this purpose, download the software package available at: http://www.caen.it/nuclear/product.php?mod=V2718

The zipped package includes the new firmware release files:
V1718VUB_RevXY.rbf for the V2718
A2719CI_RevXY.rbf for the A2719
A2818PCB_RevXY.rbf for the A2818

For upgrading the firmware, open a DOS Shell, then launch:
CAENVMEUpgrade V2718 <VME INDEX> <PCI INDEX> V1718VUB_RevXY.rbf [standard|backup] for the V2718
CAENVMEUpgrade A2719 <VME INDEX> <PCI INDEX> A2719CI_RevXY.rbf [standard|backup] for the A2719
CAENVMEUpgrade A2818 <PCI INDEX> A2818PCB_RevXY.rbf [standard|backup] for the A2818

The VME INDEX refers to the position of the V2718 in the CONET network and ranges from 0 to 7, as shown in the following picture:

![Fig. 3.6: VME Index in the CONET network](image-url)
The PCI INDEX refers to the PCI slot of the A2818 and depends on the PC host motherboard; the first A2818 plugged in the PC motherboard has PCI INDEX=0, whatever the slot.

It is suggested to upgrade the three devices in the following order: A2818, A2719, V2718. If an error occurs during the upgrading, turn off and then on the board (it might be necessary to shift the jumper in order to launch the non-corrupted resident firmware) and then try again. Upgrades become effective after a Power cycle (for both PC host and V2718).

N.B.: it is strongly suggested to upgrade ONLY one of the stored firmware revisions (generally the Standard one): if both revision are simultaneously updated, and a failure occurs, it will not be possible to upload the firmware via optical link again!

At Power On (or after pushing the SYSRES button for 2 s at least) the A00..A15 leds show the running firmware revision, as shown in Fig. 3.6.

![Fig. 3.7: Firmware revision on the Dataway Display](image)

3.10. V2718 technical specifications table

Table 3.2: Mod. V2718 technical specifications

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Packaging</strong></td>
<td>1-unit wide and 6U high VME module</td>
</tr>
<tr>
<td><strong>PC Interface</strong></td>
<td>PCI Bus, through Optical Fiber</td>
</tr>
<tr>
<td><strong>Transfer rate</strong></td>
<td>~ 70 MByte/s</td>
</tr>
<tr>
<td><strong>Addressing</strong></td>
<td>A16, A24, A32, CR/CSR, LCK; ADO, ADOH cycles</td>
</tr>
<tr>
<td><strong>Data cycles</strong></td>
<td>D08, D16, D32 for R/W and RMW, D16, D32 for BLT, D64 for MBLT</td>
</tr>
<tr>
<td><strong>Interrupt cycles</strong></td>
<td>D08, D16, D32, IACK cycles (IRQ[7:1]) D08, D16, D32, IACK cycles (IRQ[7:1] passed from VME to the PCI BUS through optical link)</td>
</tr>
<tr>
<td><strong>LED display</strong></td>
<td>Data bus, address bus, address modifier, interrupt request, control signals</td>
</tr>
<tr>
<td><strong>Panel outputs</strong></td>
<td>5 NIM/TTL programmable (default: DSn, AS, DTACK, BERR, LMON)</td>
</tr>
<tr>
<td><strong>Panel inputs</strong></td>
<td>2 NIM/TTL programmable</td>
</tr>
</tbody>
</table>

---

6 Transfer rate supported in MBLT read cycles (block size = 32 kByte), using a PC host with Windows XP or Linux.
4. Software overview

4.1. Software User Interface

An user friendly interface has been developed for the module’s control, the following subsections will show the features of the software, which is, anyway, mostly self explanatory.

4.1.1. Software User Interface: Installation

The following instructions will help through the module installation; the package includes:

− V2718 VME Board
− A2818 PCI Board
− Software & Documentation Pack CD
− User Manual

Before you begin, be sure that:

− the V2718 is not connected to your computer;
− the V2718 supports your operating system.

Place the CD in the CD tray in your PC, then the following window will open:

![Software & Documentation Pack CD introduction](image)

− Click on “Install CAEN VME Demo” in order to install the provided user friendly interface which allows an easy and immediate control of the module (see § 4.1.3)
− Click on “Programmer’s Interface” in order to install the provided Software Library which allows experienced developers to build their own applications for the module control (see § 4.2); a C example program file is installed too.
4.1.2. Hardware Installation

1. The A2818 is a plug-and-play PCI card and must be plugged into one PCI slot (either 5 V or 3.3 V supplied, see § 3.5.2) of the PC motherboard.

2. Connect the TX connector of the A2818 to the RX connector of the first V2718 of the CONET network, via the optical fiber cable.

3. If you are using I-type cables (see § 1.3), then connect the TX connector of the first V2718 of the CONET network to the RX connector of the second V2718 (if existing) and so on, until the last module in the chain, whose TX connector must be connected to the A2818 RX connector; if only one V2718 is present, then its TX connector must be connected to the RX connector of the A2818.

If you have only one V2718 in your network and you are using X-type cables (see § 1.3), then simply plug it into the TX/RX connectors of the A2818 and V2718.

4. Now the network is ready for operation.
4.1.3. CAENVME Demo: The Main Menu

The Main Menu allows to perform and monitor the supported Data and IRQ cycles.

**Data cycles:**
Once the address mode and the data width are selected, the User has to write the address where the cycle must be performed and the eventual datum to be written; then the VME Operation buttons allows to select the desired cycle. The operation results are shown in the relevant field.

The status bar at the window’s bottom allows to detect eventual errors on the bus.

**IRQ cycles:**
Seven boxes allow to detect an input request on the bus, by clicking on the “Check” button; the remaining fields allow to broadcast an interrupt acknowledge CYCLE.

![Fig. 4.2: The Main Menu](image)

---

*Only for Windows 98/2000/XP*
4.1.4. Software User Interface: I/O Setting Menu – VME Settings

The VME Settings Menu allows to perform the VME general settings of the V2718; the VME Settings are explained in detail in § 2. **Board type** must be set to V2718, **Link** is the PCI slot of the used A2818 (0 to 4) and **Board number** is the V2718 position in the daisy chain.

![Fig. 4.3: The I/O Setting Menu – VME Settings](image)

**Board Type**
- **VME Board Number**
- **Link**
- **Connect**
- **VME System Reset**

4.1.5. Software User Interface: I/O Setting Menu – Pulser

The Pulser Setting Menu allows to perform the settings of the V2718 built in pulser (see § 3.7). The V2718 features two internal pulser (Pulser A and Pulser B); the output pulses are provided in the following way: Out_0 or Out_1 for Pulser A, Out_2 or Out_3 for Pulser B. The programmable parameters are the step units, the period, width and number of produced pulses. Start can be sent via software, via the SYSRES button (short pressure) or via the Input_0/Input_1 signals. Stop can be sent either via software or via the Input_0 (Pulser A) and Input_1 (Pulser B). The pulsers can be reset via the front panel SYSRES button (long pressure). Refer also to § 2.13.11.

![Fig. 4.4: The I/O Setting Menu – Pulser](image)
4.1.6. Software User Interface: I/O Setting Menu – Scaler

The Scaler Setting Menu allows to perform the settings of the V2718 built in scaler (see § 3.7). The V2718 features an internal scaler, which counts hits arriving on the enabled front panel input (Input_0 or Input_1). Gate and Reset signals can be sent either on the unused input connector or software generated; an End_Count_Pulse is eventually available on Out_4. The End_Count field allows to set the number of hits to be stored (End_Count_Limit); Auto Reset and Loop options can be either enabled or disabled independently. The lowest field allows to read the stored hits. Refer also to § 2.13.21.

![Fig. 4.5: The I/O Setting Menu – Scaler](image)

4.1.7. Software User Interface: I/O Setting Menu – Location Monitor

The Location Monitor Setting Menu allows to produce an output signal when a particular VME cycle, at a particular base address, is detected; see § 2.7 for details.

![Fig. 4.6: The I/O Setting Menu – Location Monitor](image)
4.1.8. Software User Interface: I/O Setting Menu – Input

The Input Setting Menu allows to set the polarity of Input_0, Input_1 and of the relevant LEDs see also § 2.13.11 and § 2.13.15.

Fig. 4.7: The I/O Setting Menu – Input

4.1.9. Software User Interface: I/O Setting Menu – Output

The Output Setting Menu allows to set the polarity of Output [0:4] and of the relevant LEDs, as well as to select the output source and to produce an output pulse at will, see also § 2.13.13.

Fig. 4.8: The I/O Setting Menu – Input

4.1.10. Software User Interface: I/O Setting Menu – Display

The Display Setting Menu allows actually to monitor the status of the Display corresponding to a serviced cycle, see also § 2.13.23 through § 2.13.28.

Fig. 4.9: The I/O Setting Menu – Display
4.1.11. Software User Interface: I/O Setting Menu – About

The About Setting Menu allows to detect the revision number of the running software and firmware.

![Image](Fig. 4.10: The I/O Setting Menu – Display)

4.2. CAENVMELib introduction

This section describes the CAENVMELib library and its implemented functions. CAENVMELib is a set of ANSI C functions which permits an user program the use and the configuration of the V2718.

The present description refers to CAENVMELib Rel. 1.x, available in the following formats:

- Win32 DLL (CAEN provides the CAENVMELib.lib stub for Microsoft Visual C++ 6.0)
- Linux dynamic library

CAENVMELib is logically located between an application like the samples provided and the device driver.

4.3. CAENVMELib 1.x description

4.3.1. CAENVME_SWRRelease

Parameters:

[ out ] SwRel: Returns the software release of the library.

Returns:

An error code about the execution of the function.

Description:

Permits to read the software release of the library.

CAENVME_API
CAENVME_SWRRelease(char *SwRel);

4.3.2. CAENVME_Init

Parameters:

[ in ] BdType : The model of the bridge (V2718).
[in] Link : The index of the A2818.
[in] BdNum : The board number in the link.
[out] Handle : The handle that identifies the device.

Returns:
An error code about the execution of the function.

Description:
The function generates an opaque handle to identify a module attached to the PC. It must be specified only the module index (BdNum) because the link is PCI.

CAENVME_API
CAENVME_Init(CVBoardTypes BdType, short Link, short BdNum, long *Handle);

4.3.3. CAENVME_BoardFWRelease

Parameters:
[in] Handle : The handle that identifies the device.
[out] FWRel : Returns the firmware release of the device.

Returns:
An error code about the execution of the function.

Description:
Permits to read the firmware release loaded into the device.

CAENVME_API
CAENVME_BoardFWRelease(long Handle, char *FWRel);

4.3.4. CAENVME_End

Parameters:
[in] Handle: The handle that identifies the device.

Returns:
An error code about the execution of the function.

Description:
Notifies the library about the end of work and free the allocated resources.

CAENVME_API
CAENVME_End(long Handle);

4.3.5. CAENVME_ReadCycle

Parameters:
[in] Handle : The handle that identifies the device.
[in] Address : The VME bus address.
[out] Data : The data read from the VME bus.
4.3.6. CAENVME_MultiRead

Parameters:
- [in] Handle : The handle that identifies the device.
- [in] Address : An array of VME bus addresses.
- [out] Data : An array of data read from the VME bus.
- [in] AM : An array of address modifiers (see CVAddressModifier enum).
- [in] DW : An array of data widths.(see CVDataWidth enum).

Returns:
An array of error codes about the execution of the function.

Description:
The function performs a sequence of VME read cycles.

CAENVME_API
CAENVME_MultiRead(long Handle, unsigned long Address, void *Data,
CVAddressModifier AM, CVDataWidth DW);

4.3.7. CAENVME_RMWCycle

Parameters:
- [in] Handle: The handle that identifies the device.
- [in] Address: The VME bus address.
- [in/out] Data: The data read and then written to the VME bus.
- [in] AM: The address modifier (see CVAddressModifier enum).
- [in] DW: The data width.(see CVDataWidth enum).

Returns:
An error code about the execution of the function.

Description:
The function performs a Read-Modify-Write cycle. The Data parameter is bidirectional: it is used to write the value to the VME bus and to return the value read.

CAENVME_API
CAENVME_RMWCycle(long Handle, unsigned long Address, unsigned long *Data,
CVAddressModifier AM, CVDataWidth DW);
4.3.8. CAENVME_WriteCycle

Parameters:

- [in] Handle : The handle that identifies the device.
- [in] Address : The VME bus address.
- [in] Data : The data written to the VME bus.
- [in] AM : The address modifier (see CVAddressModifier enum).
- [in] DW : The data width (see CVDataWidth enum).

Returns:

An error code about the execution of the function.

Description:

The function performs a single VME write cycle.

CAENVME_API

CAENVME_WriteCycle(long Handle, unsigned long Address, void *Data, CVAddressModifier AM, CVDataWidth DW);

4.3.9. CAENVME_MultiWrite

Parameters:

- [in] Handle : The handle that identifies the device.
- [in] Address : An array of VME bus addresses.
- [in] Data : An array of data written to the VME bus.
- [in] AM : An array of address modifiers (see CVAddressModifier enum).
- [in] DW : An array of data widths (see CVDataWidth enum).

Returns:

An array of error codes about the execution of the function.

Description:

The function performs a sequence of VME write cycles.

CAENVME_API

CAENVME_MultiWrite(long Handle, unsigned long Address, void *Data, CVAddressModifier AM, CVDataWidth DW);

4.3.10. CAENVME_BLTReadCycle

Parameters:

- [in] Handle : The handle that identifies the device.
- [in] Address : The VME bus address.
- [out] Buffer : The data read from the VME bus.
- [in] Size : The size of the transfer in bytes.
- [in] AM : The address modifier (see CVAddressModifier enum).
- [in] DW : The data width (see CVDataWidth enum).
- [out] count : The number of bytes transferred.

Returns:

An error code about the execution of the function.

Description:

The function performs a VME block transfer read cycle. It can be used to
perform MBLT transfers using 64 bit data width.

CAENVME_API
CAENVME_MBLTReadCycle(long Handle, unsigned long Address, unsigned char *Buffer, int Size, CVAddressModifier AM, CVDataWidth DW, int *count);

4.3.11. CAENVME_MBLTReadCycle

Parameters:
- [in] Handle : The handle that identifies the device.
- [in] Address : The VME bus address.
- [out] Buffer : The data read from the VME bus.
- [in] Size : The size of the transfer in bytes.
- [in] AM : The address modifier (see CVAddressModifier enum).
- [out] count : The number of bytes transferred.

Returns:
An error code about the execution of the function.

Description:
The function performs a VME multiplexed block transfer read cycle.

CAENVME_API
CAENVME_MBLTReadCycle(long Handle, unsigned long Address, unsigned char *Buffer, int Size, CVAddressModifier AM, int *count);

4.3.12. CAENVME_BLTWriteCycle

Parameters:
- [in] Handle : The handle that identifies the device.
- [in] Address : The VME bus address.
- [in] Buffer : The data to be written to the VME bus.
- [in] Size : The size of the transfer in bytes.
- [in] AM : The address modifier (see CVAddressModifier enum).
- [in] DW : The data width (see CVDataWidth enum).
- [out] count : The number of bytes transferred.

Returns:
An error code about the execution of the function.

Description:
The function performs a VME block transfer write cycle.

CAENVME_API
CAENVME_BLTWriteCycle(long Handle, unsigned long Address, unsigned char *Buffer, int Size, CVAddressModifier AM, CVDataWidth DW, int *count);

4.3.13. CAENVME_MBLTWriteCycle

Parameters:
- [in] Handle : The handle that identifies the device.
- [in] Address : The VME bus address.
[in] Buffer : The data to be written to the VME bus.
[in] Size : The size of the transfer in bytes.
[in] AM : The address modifier (see CVAddressModifier enum).
[out] count : The number of bytes transferred.

Returns:
An error code about the execution of the function.

Description:
The function performs a VME multiplexed block transfer write cycle.

CAENVME_API
CAENVME_MBLTWriteCycle(long Handle, unsigned long Address, unsigned char *Buffer, int size, CVAddressModifier AM, int *count);

4.3.14. CAENVME_ADOCycle

Parameters:
[in] Handle : The handle that identifies the device.
[in] Address : The VME bus address.
[in] AM : The address modifier (see CVAddressModifier enum).

Returns:
An error code about the execution of the function.

Description:
The function performs a VME address only.

CAENVME_API
CAENVME_ADOCycle(long Handle, unsigned long Address, CVAddressModifier AM);

4.3.15. CAENVME_ADOHCycle

Parameters:
[in] Handle : The handle that identifies the device.
[in] Address : The VME bus address.
[in] AM : The address modifier (see CVAddressModifier enum).

Returns:
An error code about the execution of the function.

Description:
The function performs a VME address only with handshake cycle.

CAENVME_API
CAENVME_ADOHCycle(long Handle, unsigned long Address, CVAddressModifier AM);

4.3.16. CAENVME_SetPulserConf

Parameters:
[in] Handle : The handle that identifies the device.
[in] PulSel : The pulser to configure (see CVPulserSelect enum).
[in] Period : The period of the pulse in time units.
4.3.16. **CAENVME_SetPulserConf**

Parameters:

[in] `Handle` : The handle that identifies the device.
[in] `Limit` : The counter limit for the scaler.
[in] `Hit` : The source signal for the signal to count (see CVIOSources enum).
[in] `Gate` : The source signal for the gate (see CVIOSources enum).
[in] `Reset` : The source signal to stop the counter (see CVIOSources enum).

Returns:

An error code about the execution of the function.

Description:

The function permits to configure the pulsers. All the timing parameters are expressed in the time units specified. The start signal source can be one of: front panel button or software (cvManualSW), input signal 0 (cvInputSrc0), input signal 1 (cvInputSrc1) or input coincidence (cvCoincidence). The reset signal source can be: front panel button or software (cvManualSW) or, for pulser A the input signal 0 (cvInputSrc0), for pulser B the input signal 1 (cvInputSrc1).

CAENVME_API
CAENVME_SetPulserConf(long Handle, CVPulserSelect PulSel, unsigned char Period, unsigned char Width, CVTimeUnits Unit, unsigned char PulseNo, CVIOSources Start, CVIOSources Reset);

4.3.17. **CAENVME_SetScalerConf**

Parameters:

[in] `Handle` : The handle that identifies the device.
[in] `Limit` : The counter limit for the scaler.
[in] `Hit` : The source signal for the signal to count (see CVIOSources enum).
[in] `Gate` : The source signal for the gate (see CVIOSources enum).
[in] `Reset` : The source signal to stop the counter (see CVIOSources enum).

Returns:

An error code about the execution of the function.

Description:

The function permits to configure the scaler. Limit range is 0 - 1024 (10 bit). The hit signal source can be: input signal 0 (cvInputSrc0) or input coincidence (cvCoincidence). The gate signal source can be: front panel button or software (cvManualSW) or input signal 1 (cvInputSrc1). The reset signal source can be: front panel button or software (cvManualSW) or input signal 1 (cvInputSrc1).

CAENVME_API
CAENVME_SetScalerConf(long Handle, short Limit, short AutoReset, CVIOSources Hit, CVIOSources Gate, CVIOSources Reset);
4.3.18. **CAENVME_SetOutputConf**

Parameters:
- **[in] Handle**: The handle that identifies the device.
- **[in] OutSel**: The output line to configure (see CVOutputSelect enum).
- **[in] OutPol**: The output line polarity (see CVIOPolarity enum).
- **[in] LEDPol**: The output LED polarity (see CVLEDPolarity enum).
- **[in] Source**: The source signal to propagate to the output line (see CVIOSources enum).

Returns:
- An error code about the execution of the function.

Description:
- The function permits to configure the output lines of the module. It can be specified the polarity for the line and for the LED. The output line source depends on the line as figured out by the following table:

<table>
<thead>
<tr>
<th>OUTPUT</th>
<th>SOURCE SELECTION</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>cvVMESignals</td>
</tr>
<tr>
<td>0</td>
<td>DS</td>
</tr>
<tr>
<td>1</td>
<td>AS</td>
</tr>
<tr>
<td>2</td>
<td>DTACK</td>
</tr>
<tr>
<td>3</td>
<td>BERR</td>
</tr>
<tr>
<td>4</td>
<td>LMON</td>
</tr>
</tbody>
</table>

CAENVME_API
CAENVME_SetOutputConf(long Handle, CVOutputSelect OutSel, CVIOPolarity OutPol, CVLEDPolarity LEDPol, CVIOSources Source);

4.3.19. **CAENVME_SetInputConf**

Parameters:
- **[in] Handle**: The handle that identifies the device.
- **[in] InSel**: The input line to configure (see CVInputSelect enum).
- **[in] InPol**: The input line polarity (see CVIOPolarity enum).
- **[in] LEDPol**: The output LED polarity (see CVLEDPolarity enum).

Returns:
- An error code about the execution of the function.

Description:
- The function permits to configure the input lines of the module. It can be specified the polarity for the line and for the LED.

CAENVME_API
CAENVME_SetInputConf(long Handle, CVInputSelect InSel, CVIOPolarity InPol, CVLEDPolarity LEDPol);

4.3.20. **CAENVME_GetPulserConf**

Parameters:
- **[in] Handle**: The handle that identifies the device.
- **[in] PulSel**: The pulser to configure (see CVPulserSelect enum).
Period: The period of the pulse in time units.
Width: The width of the pulse in time units.
Unit: The time unit for the pulser configuration (see CVTimeUnits enum).
PulseNo: The number of pulses to generate (0 = infinite).
Start: The source signal to start the pulse burst (see CVIOSources enum).
Reset: The source signal to stop the pulse burst (see CVIOSources enum).

Returns:
An error code about the execution of the function.

Description:
The function permits to read the configuration of the pulsers.

CAENVME_API
CAENVME_GetPulserConf(long Handle, CVPulserSelect PulSel, unsigned char *Period,
unsigned char *Width, CVTimeUnits *Unit, unsigned char *PulseNo, CVIOSources *Start,
CVIOSources *Reset);

4.3.21. CAENVME_GetScalerConf

Parameters:
[\[in\]] Handle : The handle that identifies the device.
[\[out\]] Limit : The counter limit for the scaler.
[\[out\]] AutoReset : The auto reset configuration.
[\[out\]] Hit : The source signal for the signal to count (see CVIOSources enum).
[\[out\]] Gate : The source signal for the gate (see CVIOSources enum).
[\[out\]] Reset : The source signal to stop the counter (see CVIOSources enum).

Returns:
An error code about the execution of the function.

Description:
The function permits to read the configuration of the scaler.

CAENVME_API
CAENVME_GetScalerConf(long Handle, short *Limit, short *AutoReset,
CVIOSources *Hit, CVIOSources *Gate, CVIOSources *Reset);

4.3.22. CAENVME_SetOutputConf

Parameters:
[\[in\]] Handle : The handle that identifies the device.
[\[in\]] OutSel : The output line to configure (see CVOutputSelect enum).
[\[out\]] OutPol : The output line polarity (see CVIOPolarity enum).
[\[out\]] LEDPol : The output LED polarity (see CVLEDPolarity enum).
[\[out\]] Source : The source signal to propagate to the output line (see CVIOSources enum).

Returns:
An error code about the execution of the function.
Description:
The function permits to read the configuration of the output lines.

CAENVME_API
CAENVME_GetOutputConf(long Handle, CVOutputSelect OutSel, CVIOPolarity *OutPol, CVLEDPolarity *LEDPol, CVIOSources *Source);

4.3.23. CAENVME_SetInputConf

Parameters:
- [in] Handle: The handle that identifies the device.
- [in] InSel: The input line to configure (see CVInputSelect enum).
- [out] InPol: The input line polarity (see CVIOPolarity enum).
- [out] LEDPol: The input LED polarity (see CVLEDPolarity enum).

Returns:
An error code about the execution of the function.

Description:
The function permits to read the configuration of the input lines.

CAENVME_API
CAENVME_GetInputConf(long Handle, CVInputSelect InSel, CVIOPolarity *InPol, CVLEDPolarity *LEDPol);

4.3.24. CAENVME_ReadRegister

Parameters:
- [in] Handle: The handle that identifies the device.
- [in] Reg: The internal register to read (see CVRegisters enum).
- [out] Data: The data read from the module.

Returns:
An error code about the execution of the function.

Description:
The function permits to read some internal registers: the input register, the output register and the status register. For the meaning and decoding of register bits see CVStatusRegisterBits, CVInputRegisterBits and CVOutputRegisterBits definitions and comments.

CAENVME_API
CAENVME_ReadRegister(long Handle, CVRegisters Reg, unsigned short *Data);

4.3.25. CAENVME_SetOutputRegister

Parameters:
- [in] Handle: The handle that identifies the device.
- [in] Mask: The lines to be set.

Returns:
An error code about the execution of the function.
Description:
The function sets the specified lines. Refer the CVOutputRegisterBits enum to compose and decode the bit mask.

CAENVME_API
CAENVME_SetOutputRegister(long Handle, unsigned short Mask);

4.3.26. CAENVME_ClearOutputRegister

Parameters:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Handle</td>
<td>The handle that identifies the device.</td>
</tr>
<tr>
<td>Mask</td>
<td>The lines to be cleared.</td>
</tr>
</tbody>
</table>

Returns:
An error code about the execution of the function.

Description:
The function clears the specified lines. Refer the CVOutputRegisterBits enum to compose and decoding the bit mask.

CAENVME_API
CAENVME_ClearOutputRegister(long Handle, unsigned short Mask);

4.3.27. CAENVME_PulseOutputRegister

Parameters:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Handle</td>
<td>The handle that identifies the device.</td>
</tr>
<tr>
<td>Mask</td>
<td>The lines to be pulsed.</td>
</tr>
</tbody>
</table>

Returns:
An error code about the execution of the function.

Description:
The function produces a pulse on the specified lines by setting and then clearing them. Refer the CVOutputRegisterBits enum to compose and decode the bit mask.

CAENVME_API
CAENVME_PulseOutputRegister(long Handle, unsigned short Mask);

4.3.28. CAENVME_ReadDisplay

Parameters:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Handle</td>
<td>The handle that identifies the device.</td>
</tr>
<tr>
<td>Value</td>
<td>The values read from the module (see CVDisplay enum).</td>
</tr>
</tbody>
</table>

Returns:
An error code about the execution of the function.

Description:
The function reads the VME data display on the front panel of the module.
Refer to the CVDisplay data type definition and comments to decode the value returned.

CAENVME_API
CAENVME_ReadDisplay(long Handle, CVDisplay *Value);

### 4.3.29. CAENVME_SetArbiterType

**Parameters:**

- `[in]` **Handle**: The handle that identifies the device.
- `[in]` **Value**: The type of VME bus arbitration to implement (see CVArbiterTypes enum).

**Returns:**

- An error code about the execution of the function.

**Description:**

The function sets the behaviour of the VME bus arbiter on the module.

CAENVME_API
CAENVME_SetArbiterType(long Handle, CVArbiterTypes Value);

### 4.3.30. CAENVME_SetRequesterType

**Parameters:**

- `[in]` **Handle**: The handle that identifies the device.
- `[in]` **Value**: The type of VME bus requester to implement (see CVRequesterTypes enum).

**Returns:**

- An error code about the execution of the function.

**Description:**

The function sets the behaviour of the VME bus requester on the module.

CAENVME_API
CAENVME_SetRequesterType(long Handle, CVRequesterTypes Value);

### 4.3.31. CAENVME_SetReleaseType

**Parameters:**

- `[in]` **Handle**: The handle that identifies the device.
- `[in]` **Value**: The type of VME bus release policy to implement (see CVReleaseTypes enum).

**Returns:**

- An error code about the execution of the function.

**Description:**

The function sets the release policy of the VME bus on the module.

CAENVME_API
CAENVME_SetReleaseType(long Handle, CVReleaseTypes Value);
4.3.32. **CAENVME_SetBusReqLevel**

Parameters:
- `[in]` Handle: The handle that identifies the device.
- `[in]` Value: The type of VME bus requester priority level to set (see CVBusReqLevels enum).

Returns:
An error code about the execution of the function.

Description:
The function sets the specified VME bus requester priority level on the module.

CAENVME_API
CAENVME_SetBusReqLevel(long Handle, CVBusReqLevels Value);

4.3.33. **CAENVME_SetTimeout**

Parameters:
- `[in]` Handle: The handle that identifies the device.
- `[in]` Value: Value of VME bus timeout to set (see CVVMETimeouts enum).

Returns:
An error code about the execution of the function.

Description:
The function sets the specified VME bus timeout on the module.

CAENVME_API
CAENVME_SetTimeout(long Handle, CVVMETimeouts Value);

4.3.34. **CAENVME_SetFIFOMode**

Parameters:
- `[in]` Handle: The handle that identifies the device.
- `[in]` Value: Enable/disable the FIFO mode.

Returns:
An error code about the execution of the function.

Description:
The function enables/disables the auto increment of the VME addresses during the block transfer cycles. With the FIFO mode enabled, the addresses are not incremented.

CAENVME_API
CAENVME_SetFIFOMode(long Handle, short Value);

4.3.35. **CAENVME_GetArbiterType**

Parameters:
- `[in]` Handle: The handle that identifies the device.
[out] Value : The type of VME bus arbitration implemented (see CVArbiterTypes enum).

Returns:
An error code about the execution of the function.

Description:
The function get the type of VME bus arbiter implemented on the module.

CAENVME_API
CAENVME_GetArbiterType(long Handle, CVArbiterTypes *Value);

4.3.36. CAENVME_GetRequesterType

Parameters:
[in] Handle : The handle that identifies the device.
[out] Value : The type of VME bus requester implemented (see CVRequesterTypes enum).

Returns:
An error code about the execution of the function.

Description:
The function get the type of VME bus requester implemented on the module.

CAENVME_API
CAENVME_GetRequesterType(long Handle, CVRequesterTypes *Value);

4.3.37. CAENVME_GetReleaseType

Parameters:
[in] Handle : The handle that identifies the device.
[out] Value : The type of VME bus release policy implemented (see CVReleaseTypes enum).

Returns:
An error code about the execution of the function.

Description:
The function get the type of VME bus release implemented on the module.

CAENVME_API
CAENVME_GetReleaseType(long Handle, CVReleaseTypes *Value);

4.3.38. CAENVME_GetBusReqLevel

Parameters:
[in] Handle : The handle that identifies the device.
[out] Value : The type of VME bus requester priority level (see CVBusReqLevels enum).

Returns:
An error code about the execution of the function.

Description:
The function reads the VME bus requester priority level implemented on the module.

CAENVME_API
CAENVME_GetBusReqLevel(long Handle, CVBusReqLevels *Value);

### 4.3.39. CAENVME_GetTimeout

Parameters:

- [in] Handle : The handle that identifies the device.
- [out] Value : The value of VME bus timeout (see CVVMETimeouts enum).

Returns:
An error code about the execution of the function.

Description:
The function reads the specified VME bus timeout setting of the module.

CAENVME_API
CAENVME_GetTimeout(long Handle, CVVMETimeouts *Value);

### 4.3.40. CAENVME_GetFIFOMode

Parameters:

- [in] Handle : The handle that identifies the device.
- [out] Value : The FIFO mode read setting.

Returns:
An error code about the execution of the function.

Description:
The function reads whether the auto increment of the VME addresses during the block transfer cycles is enabled (0) or disabled (!=0).

CAENVME_API
CAENVME_GetFIFOMode(long Handle, short *Value);

### 4.3.41. CAENVME_SystemReset

Parameters:

- [in] Handle : The handle that identifies the device.

Returns:
An error code about the execution of the function.

Description:
The function performs a system reset on the module.
CAENVME_API
CAENVME_SystemReset(long Handle);

4.3.42. **CAENVME_ResetScalerCount**

Parameters:
- [in] Handle : The handle that identifies the device.

Returns:
An error code about the execution of the function.

Description:
The function resets the counter of the scaler.

CAENVME_API
CAENVME_ResetScalerCount(long Handle);

4.3.43. **CAENVME_EnableScalerGate**

Parameters:
- [in] Handle : The handle that identifies the device.

Returns:
An error code about the execution of the function.

Description:
The function enables the gate of the scaler.

CAENVME_API
CAENVME_EnableScalerGate(long Handle);

4.3.44. **CAENVME_DisableScalerGate**

Parameters:
- [in] Handle : The handle that identifies the device.

 Returns:
An error code about the execution of the function.

Description:
The function disables the gate of the scaler.

CAENVME_API
CAENVME_DisableScalerGate(long Handle);

4.3.45. **CAENVME_StartPulser**

Parameters:
- [in] Handle : The handle that identifies the device.
- [in] PulSel : The pulser to configure (see CVPulserSelect enum).
Returns:
An error code about the execution of the function.

Description:
The function starts the generation of the pulse burst if the specified pulser is configured for manual/software operation.

CAENVME_API
CAENVME_StartPulser(long Handle, CVPulserSelect PulSel);

4.3.46. CAENVME_StopPulser

Parameters:
[in] Handle : The handle that identifies the device.
in] PulSel : The pulser to configure (see CVPulserSelect enum).

Returns:
An error code about the execution of the function.

Description:
The function stops the generation of the pulse burst if the specified pulser is configured for manual/software operation.

CAENVME_API
CAENVME_StopPulser(long Handle, CVPulserSelect PulSel);

4.3.47. CAENVME_IACKCycle

Parameters:
[in] Handle : The handle that identifies the device.
[in] Level : The IRQ level to acknowledge (see CVIRQLevels enum).
[in] DW : The data width (see CVDataWidth enum).

Returns:
An error code about the execution of the function.

Description:
The function performs a VME interrupt acknowledge cycle.

CAENVME_API
CAENVME_IACKCycle(long Handle, CVIRQLevels Level, void *Vector, CVDataWidth DW);

4.3.48. CAENVME_IRQCheck

Parameters:
[in] Handle : The handle that identifies the device.
[out] Mask : A bit-mask indicating the active IRQ lines.

Returns:
An error code about the execution of the function.
Description:
The function returns a bit mask indicating the active IRQ lines.

CAENVME_API
CAENVME_IRQCheck(long Handle, byte *Mask);

4.3.49. CAENVME_IRQEnable

Parameters:
[in] Handle : The handle that identifies the device.

Returns:
An error code about the execution of the function.

Description:
The function enables the IRQ lines specified by Mask.

CAENVME_API
CAENVME_IRQEnable(long dev, unsigned long Mask);

4.3.50. CAENVME_IRQDisable

Parameters:
[in] Handle : The handle that identifies the device.

Returns:
An error code about the execution of the function.

Description:
The function disables the IRQ lines specified by Mask.

CAENVME_API
CAENVME_IRQDisable(long dev, unsigned long Mask);

4.3.51. CAENVME_IRQWait

Parameters:
[in] Handle : The handle that identifies the device.

Returns:
An error code about the execution of the function.

Description:
The function waits the IRQ lines specified by Mask until one of them raise or timeout expires.

CAENVME_API
CAENVME_IRQWait(long dev, unsigned long Mask, unsigned long Timeout);