Time buffering logic.

A) The three-state counter and a decoder.

B) Eight incoming LCTs are reduced to two.

C) The counter enables two of the six flip-flops, allowing the two LCTs from part B) to be buffered.

D) The six buffered LCTs are reduced to two.